Abstract: This paper presents a burst-mode clock and data recovery (CDR) circuit based on two symmetric quadrature phase VCO's. The reduced loop locking time of less than 5 bits was achieved without any extra delay circuits which are added in conventional schemes for timing control. The proposed circuit is designed in 350 nm CMOS process and its feasibility has been proved successfully operating at 1.25 Gb/s.
Introduction
Ever since the high-speed internet services were initiated, their subscribers have grown exponentially. These services are provided through a passive optical network (PON) system. Fig. 1 shows a typical PON network system. The network consists of a central office, which processes the information sent by the optical network units (ONU), ONUs and a splitter. The optical line terminal (OLT) in central office and ONUs communicate each other via the splitter. The downstreaming is done by a broadcast method and upstreaming is done by the time division multiple access (TDMA) for avoiding collision. The OLT has a photodiode, a TIA (Transimpedance Amplifier), a LA (Limiting Amplifier) and a CDR (Clock and Data Recovery) circuit in order to convert the optical information. In this way, the data and clock information can be recovered. The ONU units on the upstream channel may have a different data transmission period. The CDR of the central office must restore the data and clock in a short on the data coming at randomly from different ONUs. For this reason instantaneous phase locking CDR is needed, which means a good burst-mode CDR (B-CDR) design is required. There are several burst-mode CDR design papers published [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12] . Fig. 2(a) shows a conventional burst-mode clock recovery circuit (CRC) with two gated voltages controlled oscillators (GVCO). Two GVCOs operate independently according to the data state (1 or 0). Therefore, it is causing a frequency mismatch between the two GVCOs. In this approach, a phase error can be accumulated by the layout mismatch or PVT (process, voltage and temperature) variation, which limits handling the consecutive identical data bits (CID). In addition, another issue is the quick locking of the CDR with two different GVCOs. It is difficult to ensure stable and immediate operation because the GVCO repeats on/off state by gating signal. Various approaches to overcome these issues were proposed and a typical approach is shown in Fig. 2(b) [2, 5, 9, 11] . They tried to eliminate the VCO frequency mismatch problem because they use single VCO. However, in order for accurate phase align, GVCO's gating signal must be aligned with a precise delay of T/2 of the data period (T) as shown in Fig. 2(b) . Any inaccuracy of the delay directly affects the output clock jitter. In addition, if the CDR is required to operate at a different data rate, this delay has to be changed according to the change of the data.
There is another approach in burst-mode CDR design which used a Muxed oscillator [3] . The structure of the MUXed oscillator with a feedback loop to reduce the frequency mismatch of the circuit using two GVCO's is shown in Fig. 2(c) . However, in this structure the timing margin for data recovery is determined by fractions of the period of the target oscillating frequency, which are shown as T/4 and T/8 delay. Therefore, variations in precise delay affect directly on the output jitter or phase distortion. In addition, any timing skew on the selecting signals on the five MUXes, it also causes output jitter or distortion.
In this paper, we propose a burst-mode CDR without any extra delay circuit for the timing control. No extra delay cells are needed and the logic gates usage is minimized with more design flexibilities. We also reduced the loop locking time and frequency mismatch between two GVCOs by two quadrature phase voltage controlled oscillators.
Proposed burst-mode CDR
The Fig. 3(a) shows the architecture of the proposed B-CDR. It consists of two symmetric quadrature VCO's, MUXes, a buffer, a duty cycle corrector, a double edge triggered flip flop (DETFF) and a PLL circuit. The PLL produces the control voltage to achieve the desired frequency. The control voltage is sent to the CRC (Clock Recovery Circuit) block. The VCO within the PLL was used as a replica of the quadrature VCO_I and VCO_II in CRC for generating the same frequency as the target frequency of the CRC. The CRC block performs clock recovery and phase alignment. Fig. 4(a) shows the quadrature structure of VCO_I. The VCO has upper and bottom cell, each dotted line represent the input and output going through the MUX. Similarly, VCO_II also has the same structure. The R_clock 2 signal rather than R_Clock 1 is used for data recovery because it is derived from a dummy MUX2 selected by Vdd. By doing this way a possible glitch in the derived clock by data switching can be removed. The CRC block performs the phase aligning in the following way. VCO_I_A, VCO_I_B and the VCO_II_A, VCO_II_B are applied to the CML type MUX1 (Fig. 4(c) ). MUX1 selects either VCO_I or VCO_II at rising or falling transition of the data. After the initial phase alignment from the data transitions, MUX1 keeps maintaining the phase alignment by switching between VCO_I and VCO_II at every data transition. MUX2 performs a role as a dummy for generating the same loading effect at both ends of the quadrature voltage-controlled oscillator as well as performing a role of suppressing possible glitch caused by switching operation in MUX1. Then the phase aligned Selected_A and B signals are applied to generate a quadrature-phase at the bottom cells in VCO_I and VCO_II. Fig. 4(b) shows conceptual waveforms of operation. The quadrature phase C, D signal of the VCO_I and VCO_II is generated by the Selected_A and B signal, and then if Selected_A and B signal are aligned correctly depending on data by MUX1, VCO always generates a signal delayed by a half a period (T/2) of the data signal. Therefore an additional T/2 delay in conventional works can be eliminated. The proposed B-CDR is operating at half-rate of data and the recovered clock is located in the middle of each data period. This approach overcomes the frequency mismatch between the two VCO. Unlike the conventional structure the proposed structure always receives the same feedback input. Fig. 5 shows a timing diagram of the proposed B-CDR. When a data rising transition occurs, VCO I_A, B clock is selected by MUX1 and when the falling edge occurs, VCO II_A, B clock is selected by MUX1. The phase error between input data and the clock is decreasing whenever data transitions occurs. Fig. 6(a) shows the duty cycle corrector circuit. The output of the VCO, passes through the differential-to-single ended amplifier. The tail current source of the amplifier is not used to increase the switching speed. The push-pull amplifier is placed in a feed-forward path through to the control duty cycle distortion. The push-pull amplifier connected to the feed-forward path suppresses the duty cycle distortion about threshold voltage change that can be occurred due to PVT variations. Fig. 6(b) shows the DETFF structure used for the retime the data. If CLK goes to 'High', the master and slave of the MUX in the upper side are delivering the data and storing the data. Conversely, when CLK goes to 'Low', the master and slave of the MUX in the upper side is storing and passing the data, respectively. Therefore master latch does not receive the input data when CLK = 0. So, it is possible to switch on both the rising and falling edges of the clock by complementary connecting the two latches.
Experimental results
In order to verify the operation of the proposed B-CDR circuit is simulated in a 350 nm CMOS technology. By applying the PRBS data and measured the locking time in order to verify instantaneous phase locking. The proposed B-CDR showed fast locking within a 5 bit. Duty cycle corrector is used to ensure the duty of the clock and the rising and falling edges of the recovered clock is coincided at the midpoint of each recovered data bit. Fig. 7 shows the R_clock 1 and R_clock 2 generated by input data switching. The MUX1 executes the phase alignment operation and during the process a momentary phase glitch can be seen in R_clock 1 signal. However the R_clock 2 used for data recovery shows a glitch free signal since it is derived from a dummy MUX2 selected by Vdd. Fig. 8(a) shows the burst mode clock and data recovery. The circuit locks the clock to input data within 5 bit. Fig. 8(b) shows the eye diagram of the recovered data with peak-to-peak jitter of the 5.5 ps. This shows the proposed CDR can reduce jitter using a symmetric and quadrature VCO. In GVCO-based burst mode CDR, the frequency mismatch is inevitable even careful layout with all same patterns of VCO and applying exactly the same control voltage on VCO. Ref. [13] states that the frequency mismatches of two GVCO is over 0.2%. And ref.
[14] derived the maximum tolerable CID versus frequency mismatch relationship under no jitter condition. Since the GPON application standard allows 72 CID, which requires less than 0.7% frequency mismatch assuming no jitter. Therefore even including the jitter effect, the maximum tolerable CID will be more than 72 under 0.2∼0.5% frequency mismatch, which means the proposed scheme can be applicable to PON system. Table I summarized the comparison of our proposed approach with recently published works for burst mode CDR design. Our proposed burst-mode CDR does not need any delay circuit and timing timing adjustment on different data rate. The logic gates usage is minimized with more design flexibilities. Table II shows the proposed B-CDR circuit performance summary and comparison with the prior art. The proposed B-CDR circuit operates at 1.25 Gb/s.
Conclusion
We propose a burst-mode CDR using a two symmetrical quadrature phase voltage controlled oscillator without precise delay cell and the additional control. The circuit is simple to design and shows less jitter by using the symmetrical structure. The circuit is designed in 350 nm CMOS process and its feasibility has been proved successfully operating at 1.25 Gb/s.
